Cadence M7000 Manual do Utilizador Página 8

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 66
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 7
8 Altera Corporation
MAX 7000 Programmable Logic Device Family Data Sheet
Figure2 shows the architecture of MAX 7000E and MAX 7000S devices.
Figure 2. MAX 7000E & MAX 7000S Device Block Diagram
Logic Array Blocks
The MAX 7000 device architecture is based on the linking of high-
performance, flexible, logic array modules called logic array blocks
(LABs). LABs consist of 16-macrocell arrays, as shown in Figures 1 and 2.
Multiple LABs are linked together via the programmable interconnect
array (PIA), a global bus that is fed by all dedicated inputs, I/O pins, and
macrocells.
6
6
INPUT/GCLRn
6 Output Enables
6 Output Enables
16
36 36
16
I/O
Control
Block
LAB C
LAB D
I/O
Control
Block
6
16
36 36
16
I/O
Control
Block
LAB A
LAB B
I/O
Control
Block
6
6 to16
INPUT/GCLK1
I
NPUT/OE2/GCLK2
INPUT/OE1
6 to 16 I/O Pins
6 to 16 I/O Pins
6 to 16 I/O Pin
s
6 to 16 I/O Pin
s
6 to16
6 to16
6 to16
6 to16
6 to16
6 to16
6 to16
6 to16
6 to16
6 to16
6 to16
Macrocells
1 to 16
Macrocells
17 to 32
Macrocells
33 to 48
Macrocells
49 to 64
PIA
Vista de página 7
1 2 3 4 5 6 7 8 9 10 11 12 13 ... 65 66

Comentários a estes Manuais

Sem comentários